Hierarchical Reversible Logic Synthesis Using LUTs.
In: DAC: Annual ACM/IEEE Design Automation Conference; 2017, Issue 54, p909-914, 6p
Online
Konferenz
Zugriff:
Today's rapid advances in the physical implementation of quantum computers demand for scalable synthesis methods in order to map practical logic designs to quantum architectures. We present a synthesis algorithm for quantum computing based on k-LUT networks, which can be derived from Verilog netlists using state-ofthe- art and off-the-shelf mapping algorithms. We demonstrate the effectiveness of our method in automatically synthesizing several floating point networks up to double precision. As many quantum algorithms target scientific simulation applications, they can make rich use of floating point arithmetic components. But due to the lack of quantum circuit descriptions for those components, it is not possible to find a realistic cost estimation for the algorithms. Our synthesized benchmarks provide cost estimates that allow quantum algorithm designers to provide the first complete cost estimates for a host of quantum algorithms. This is an essential step towards the goal of understanding which quantum algorithms will be practical in the first generations of quantum computers. [ABSTRACT FROM AUTHOR]
Copyright of DAC: Annual ACM/IEEE Design Automation Conference is the property of Association for Computing Machinery and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Titel: |
Hierarchical Reversible Logic Synthesis Using LUTs.
|
---|---|
Autor/in / Beteiligte Person: | Soeken, Mathias ; Roetteler, Martin ; Wiebe, Nathan ; De Micheli, Giovanni |
Link: | |
Quelle: | DAC: Annual ACM/IEEE Design Automation Conference; 2017, Issue 54, p909-914, 6p |
Veröffentlichung: | 2017 |
Medientyp: | Konferenz |
ISSN: | 0738-100X (print) |
DOI: | 10.1145/3061639.3062261 |
Schlagwort: |
|
Sonstiges: |
|